

Hardware Abstractions for targeting EDDO Architectures with the Polyhedral Model

Angshuman Parashar
Prasanth Chatarasi
Po-An Tsai

NVIDIA
IBM Research/Georgia Tech
NVIDIA

IMPACT workshop

January 20, 2021




DATA MOVEMENT IS A PROBLEM

Raw Energy Costs

Energy costs	
8-bit Integer Multiply	0.2 pJ
Fetch two 8-bit operands from large SRAM	2 pJ
Fetch two 8-bit operands from DRAM	128 pJ


Energy stack for mapped GEMM layer




Explicit Decoupled Data Orchestration (EDDO) architectures attempt to minimize data movement costs

EDDO ARCHITECTURES

Implicit Coupled Data Orchestration (ICDO)
e.g., CPUs, GPUs



Explicit Decoupled Data Orchestration (EDDO)
e.g., Simba, NVDLA, Eyeriss, etc.




EDDO ARCHITECTURES

Benefits

- Dedicated (and often statically programmed) state machines more efficient than general cores
- Perfect “prefetching”
- Buffet storage idiom provides fine-grain synchronization and efficient storage
- Hardware mechanisms for reuse


Explicit Decoupled Data Orchestration (EDDO)
e.g., Simba, NVDLA, Eyeriss, MAERI, etc.



EDDO ARCHITECTURES


Challenges

1. No single binary: Collection of distinct binaries that program distributed state machines working together to execute algorithm
 - E.g., CNN layer on EDDO arch → ~250 distinct state machines.
2. Reuse optimization is critical for efficiency
 - E.g., CNN layer on EDDO arch → 480,000 mappings, 11x spread in energy efficiency, 1 optimal mapping
 - Need an optimizer or *mapper*




3. Variety of EDDO architectures, constantly evolving
 - Need an abstraction that Mapper and Code Generator will target

Explicit Decoupled Data Orchestration (EDDO)
e.g., Simba, NVDLA, Eyeriss, MAERI, etc.



HARDWARE SPACE-TIME (HST)




*† Parashar et. al., “Timeloop: Timeloop: A Systematic Approach to DNN Accelerator Evaluation”, ISPASS 2019

† Wu et. al., “Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs”, ICCAD 2019

HARDWARE SPACE-TIME (HST)

This talk focuses on the HST abstraction, with a high-level overview of PolyEDDO





*† Parashar et. al., “Timeloop: Timeloop: A Systematic Approach to DNN Accelerator Evaluation”, ISPASS 2019

† Wu et. al., “Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs”, ICCAD 2019

EXAMPLE 1

Symbolic Hardware Space-Time (SHST)




$SpaceTime_2 [s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1] :$

$$s_2 = 0 \quad t_2 = 0 \quad 0 \leq s_1 < 4 \quad 0 \leq t_1 < 3$$

Single L2, 4 L1s, 3 time-steps


- In each step, the L2 delivers a tile of data to each L1
- Across all these L1 time steps, the resident tile in L2 does not change. In effect, **time is stagnant for L2**

EXAMPLE 2



$SpaceTime_3 [s_3, t_3] \rightarrow [SpaceTime_2 [s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1]] :$




$$\begin{array}{ll}
 s_3 = 0 & t_3 = 0 \\
 0 \leq s_2 < 2 & 0 \leq t_2 < 2 \\
 0 \leq s_1 < 4 & 0 \leq t_1 < 3
 \end{array}$$



$SpaceTime_3[0,0] \rightarrow [SpaceTime_2[1,0] \rightarrow SpaceTime_1[2,1]]$

EXAMPLE 3

Partitioned Buffers



Workload mappings target SHST

SHST $SpaceTime_3 [s_3, t_3] \rightarrow [SpaceTime_2 [s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1]]$

PHST

HST

$$\Theta^{HST}(\text{DRAM}) = SpaceTime_3 [0, 0]$$

$$\Theta^{HST}(\text{BufA}) = SpaceTime_3 [0, 0] \rightarrow SpaceTime_2 [s_2, t_2]$$

$$\Theta^{HST}(\text{BufB}) = SpaceTime_3 [0, 0] \rightarrow SpaceTime_2 [s_2, t_2]$$

$$\Theta^{HST}(\text{BufZ}) = SpaceTime_3 [0, 0] \rightarrow SpaceTime_2 [s_2, t_2]$$

$$\Theta^{HST}(\text{OperandA}) = SpaceTime_3 [0, 0] \rightarrow [SpaceTime_2 [s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1]]$$

$$\Theta^{HST}(\text{OperandB}) = SpaceTime_3 [0, 0] \rightarrow [SpaceTime_2 [s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1]]$$

$$\Theta^{HST}(\text{Result}) = SpaceTime_3 [0, 0] \rightarrow [SpaceTime_2 [s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1]]$$

$$\rightarrow \text{DRAM} [s_3, t_3]$$

$$\rightarrow \text{BufA} [s_2, t_2]$$

$$\rightarrow \text{BufB} [s_2, t_2]$$

$$\rightarrow \text{BufZ} [s_2, t_2]$$

$$\rightarrow \text{OperandA} [2s_2 + s_1, t_2, t_1]$$

$$\rightarrow \text{OperandB} [2s_2 + s_1, t_2, t_1]$$

$$\rightarrow \text{Result} [2s_2 + s_1, t_2, t_1]$$


EXAMPLE 4

SHST: $SpaceTime_4 [s_4, t_4] \rightarrow SpaceTime_3 [s_3, t_3] \rightarrow [SpaceTime_2 [s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1]]$


See paper for full HST

Observe how different the architecture is from CPUs and GPUs

Workload mappings target SHST




POLYEDDO




MAPPING WORKLOADS

Perfectly-nested affine loops




MAPPING WORKLOADS

The Tiling-relation (or T-relation)




DECOUPLING


Breaking the hierarchy




Decouple




REUSE ANALYSIS




REUSE ANALYSIS




REUSE ANALYSIS



REUSE ANALYSIS




OPTIMIZATION PROBLEM (FOR A SINGLE MAPPING!)



Options:

1. Enumerate all possibilities and find optimum solution
2. Use a heuristic
3. Expose choices to mapping (and thereby the mapspace)

POLYEDDO



EXAMPLE OUTPUT

```
// Program to read Weights from DRAM into RowBuffer.
if (P >= 1)
  for (int c3 = 0; c3 <= min(15, K - 1); c3 += 1)
    for (int c4 = 0; c4 <= min(2, R - 1); c4 += 1)
      ACTION_READ("DRAM", "DRAM", "RowBuffer", "Weights", 2)(0, 0, c4, 0, c3, c4);

// Program to read Inputs from DRAM into DiagBuffer.
if (K >= 1 && P >= 1 && R >= 1)
  for (int c3 = 0; c3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c3 += 1)
    ACTION_READ("DRAM", "DRAM", "DiagBuffer", "Inputs", 1)(0, 0, c3, 0, c3);

// Program to read Outputs from DRAM into ColBuffer.
if (R >= 1)
  for (int c3 = 0; c3 <= min(15, K - 1); c3 += 1)
    for (int c4 = 0; c4 <= min(13, P - 1); c4 += 1)
      ACTION_READ_IU("DRAM", "DRAM", "ColBuffer", "Outputs", 2)(0, 0, c4, 0, c3, c4);

// Program to read Weights from RowBuffer into RowBroadcaster.
if (P >= 1) {
  for (int c2 = 0; c2 <= min(15, K - 1); c2 += 1)
    for (int c4 = 0; c4 <= min(2, R - 1); c4 += 1)
      ACTION_READ("RowBuffer", "RowBuffer", "RowBroadcaster", "Weights", 2)(c4, 0, c4, c2, c2, c4);
  for (int c3 = 0; c3 <= min(15, K - 1); c3 += 1)
    for (int c4 = 0; c4 <= min(2, R - 1); c4 += 1)
      ACTION_SHRINK("RowBuffer", "RowBuffer", "Weights", 2)(0, 0, c4, 0, c3, c4);
}

// Program to read Inputs from DiagBuffer into DiagBroadcaster.
if (K >= 1 && P >= 1 && R >= 1) {
  for (int c3 = 0; c3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c3 += 1)
    ACTION_READ("DiagBuffer", "DiagBuffer", "DiagBroadcaster", "Inputs", 1)(c3, 0, c3, 0, c3);
  for (int c3 = 0; c3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c3 += 1)
    ACTION_SHRINK("DiagBuffer", "DiagBuffer", "Inputs", 1)(0, 0, c3, 0, c3);
}

// Program to read Outputs from ColBuffer into ColSpatialReducer.
if (R >= 1) {
  for (int c2 = 0; c2 <= min(15, K - 1); c2 += 1)
    for (int c4 = 0; c4 <= min(13, P - 1); c4 += 1)
      ACTION_READ_IU("ColBuffer", "ColBuffer", "ColSpatialReducer", "Outputs", 2)(c4, 0, c4, c2, c2, c4);
  for (int c3 = 0; c3 <= min(15, K - 1); c3 += 1)
    for (int c4 = 0; c4 <= min(13, P - 1); c4 += 1)
      ACTION_UPDATE("ColBuffer", "DRAM", "ColBuffer", "Outputs", 2)(0, 0, c4, 0, c3, c4);
}

// Program to read Weights from RowBroadcaster into OperandA.
```

```
// Program to read Inputs from DiagBroadcaster into OperandB.
if (K >= 1) {
  for (int c3 = 0; c3 <= min(min(min(6, P + 1), P + R - 2), R + 3); c3 += 1)
    for (int c8 = max(max(5 * c3 - 16, c3), -4 * P + 5 * c3 + 4); c8 <= min(min(4 * R + c3 - 4, 5 * c3), c3 + 8);
      ACTION_READ("DiagBroadcaster", "DiagBroadcaster", "OperandB", "Inputs", 1)(c3, 0, c8, 0, c3);
  if (K >= 16 && P >= 1 && R >= 1) {
    for (int c3 = 0; c3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c3 += 1)
      ACTION_SHRINK("DiagBroadcaster", "DiagBroadcaster", "Inputs", 1)(c3, 0, c3, 15, c3);
  } else if (K <= 15 && P >= 1 && R >= 1) {
    for (int c3 = 0; c3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c3 += 1)
      ACTION_SHRINK("DiagBroadcaster", "DiagBroadcaster", "Inputs", 1)(c3, 0, c3, K - 1, c3);
  }
}

// Program to read Outputs from ColSpatialReducer into Result.
if (R >= 1)
  for (int c0 = 0; c0 <= min(15, K - 1); c0 += 1) {
    for (int c4 = 0; c4 <= min(4, P - 1); c4 += 1)
      for (int c8 = c4; c8 <= min(5 * R + c4 - 5, c4 + 10); c8 += 5)
        ACTION_READ_IU("ColSpatialReducer", "ColSpatialReducer", "Result", "Outputs", 2)(c4, c0, c8, c0, c0, c4);
    for (int c4 = 0; c4 <= min(13, P - 1); c4 += 1)
      ACTION_UPDATE("ColSpatialReducer", "ColBuffer", "ColSpatialReducer", "Outputs", 2)(c4, 0, c4, c0, c0, c4);
  }

// Program to compute Multiply at Multiplier.
for (int c0 = 0; c0 <= 15; c0 += 1) {
  for (int c4 = 0; c4 <= 4; c4 += 1)
    for (int c5 = 0; c5 <= 2; c5 += 1)
      COMPUTE_Multiplier_Multiply(c4 + 5 * c5, c0, c0, c4, c5);
  if (K >= c0 + 1) {
    for (int c4 = 0; c4 <= min(4, P - 1); c4 += 1)
      for (int c6 = c4; c6 <= min(5 * R + c4 - 5, c4 + 10); c6 += 5)
        ACTION_UPDATE("Multiplier", "ColSpatialReducer", "Result", "Outputs", 2)(c4, c0, c6, c0, c0, c4);
    if (K <= 15 && c0 + 1 == K) {
      for (int c3 = 0; c3 <= min(min(min(6, K - 2), P + 1), P + R - 2), R + 3); c3 += 1)
        for (int c6 = max(max(5 * c3 - 16, c3), -4 * P + 5 * c3 + 4); c6 <= min(min(4 * R + c3 - 4, 5 * c3), c3 +
          ACTION_SHRINK("Multiplier", "OperandB", "Inputs", 1)(c3, K - 1, c6, K - 1, c3);
    } else if (c0 == 15) {
      for (int c3 = 0; c3 <= min(min(min(6, P + 1), P + R - 2), R + 3); c3 += 1)
        for (int c6 = max(max(5 * c3 - 16, c3), -4 * P + 5 * c3 + 4); c6 <= min(min(4 * R + c3 - 4, 5 * c3), c3 +
          ACTION_SHRINK("Multiplier", "OperandB", "Inputs", 1)(c3, 15, c6, 15, c3);
    }
  }
  for (int c4 = 0; c4 <= min(2,
    for (int c6 = 5 * c4; c6 <=
      ACTION_SHRINK("Multiplier"
```

- Present capability: build generated code against an EDDO emulator (automatically configured from the PHST)

FINAL REMARKS

Contributions

- HST (Hardware Space-Time) - an abstraction for EDDO architectures represented using the Polyhedral Model
- PolyEDDO (WIP) - an analysis and code-generation flow based on HST

Future Work

- Complete implementation and description of PolyEDDO
- Optimizer/Mapper
- Integration with existing toolchains (Timeloop, MARVEL, MAESTRO)
- Imperfectly nested loops
- Support for sparsity (longer term)

