# Load Balancing with Polygonal Partitions

### **ANIKET SHIVAM**

PRIYANKA RAVI ALEXANDER V. VEIDENBAUM ALEXANDRU NICOLAU UNIVERSITY OF CALIFORNIA, IRVINE, USA

ROSARIO CAMMAROTA QUALCOMM RESEARCH, SAN DIEGO, USA

## Traditional Tiling vs Polygonal Tiling 2



Adapted from Bandishti, V., et al.: Tiling Stencil Computations to Maximize Parallelism. In: SC '12.

- Single shape of tiles.(not necessarily the size)
- Improves data locality for loopnests with uniform reuse pattern.



Varying reuse distances

- Multiple tile sizes and shapes based on reuse pattern.
- Improves data locality for loop-nests with non-uniform reuse pattern.

### Formulation of the Problem

• Walk-through example:

for ( i = -N; i <= N; i++)
for ( j = -N; j <= N; j++)
 X[i,j] = Y[i,i+j+3] + Y[i+j,j];</pre>

• **Representation of the references to characterize the reuse pattern:** 

Reference  $\alpha = (i, i+j+3)$ 

Reference  $\beta = (i + j, j)$ 

 $\boldsymbol{\Gamma}_{i,i+j+3} = \begin{pmatrix} 1 & 0 \\ 1 & 1 \end{pmatrix} I + \begin{pmatrix} 0 \\ 3 \end{pmatrix} \text{ and } \boldsymbol{\Gamma}_{i+j,j} = \begin{pmatrix} 1 & 1 \\ 0 & 1 \end{pmatrix} I + \begin{pmatrix} 0 \\ 0 \end{pmatrix}$ 

### Formulation of the Problem

• Deriving the other iteration reusing the same data:

$$\Gamma_{\alpha} = \Gamma_{\beta} \quad \Leftrightarrow \quad \mathbf{R}_{\alpha}\mathbf{I}_{\alpha} + \mathbf{r}_{\alpha} = \mathbf{R}_{\beta}\mathbf{I}_{\beta} + \mathbf{r}_{\beta}$$

• Temporal reuse relation:

$$R_{\beta}^{-1}R_{\alpha}I_{\alpha} + R_{\beta}^{-1}(r_{\alpha} - r_{\beta}) = I_{\beta} \quad \Leftrightarrow \quad T_{\alpha\beta}I_{\alpha} + t_{\alpha\beta} = I_{\beta}$$
$$\mathcal{T} = (T, t)$$

• For the example:

$$T = \begin{pmatrix} 0 & -1 \\ 1 & 1 \end{pmatrix} \text{ and } t = \begin{pmatrix} -3 \\ 3 \end{pmatrix}$$

• To find iteration reusing same data as (2, 1):

$$\begin{pmatrix} 0 & -1 \\ 1 & 1 \end{pmatrix} \begin{pmatrix} 2 \\ 1 \end{pmatrix} + \begin{pmatrix} -3 \\ 3 \end{pmatrix} = \begin{pmatrix} -4 \\ 6 \end{pmatrix}$$

## **Partitioning Technique**

- Partitioning the iteration space (D) in four sets using two references:
  - $\mathcal{D}_1$  iterations share the data used by  $\Gamma_{\alpha}$ .
  - $\mathcal{D}_2$  iterations share the data used by  $\Gamma_\beta$ .
  - *C* iterations reference data using  $\Gamma_{\alpha}$  and  $\Gamma_{\beta}$  which are referenced in other iterations.
  - *L* iterations have no reuse.
- Hence,  $\mathcal{D} = \mathcal{D}_1 \cup \mathcal{D}_2 \cup \mathcal{C} \cup \mathcal{L}$ .



#### Set Representation of the Classification

## Partitioning Technique (contd.)

- ► After **k**<sup>th</sup> steps of the algorithm:
- $\mathcal{D}C_k$  partitions:  $\mathcal{D}_1$  iterations that link to k-1 *C* iterations and at the end link to a  $\mathcal{D}_2$  iteration.

 $C_k$  partitions: The remaining *C* iterations that are linked to themselves by  $\tau'^k$ .



6

## Partitioning Technique (contd.) 7

- Halting condition for the algorithm:
- a) If the entire iteration space  $(\mathcal{D})$  is completely partitioned.  $(\mathcal{T}^{\mathbf{k}} = \mathbf{I})$

b) If k<sub>max</sub> is too high then find an *optimal value* of
 k to protect gained speedup.



Adapted from Meister, B. et. al.: The Polytope Model for Optimizing Cache Locality, Technical Report RR 00-03, ICPS-LSIIT (2000)

### **Code Generation**

### First strategy:

- a) Scan the first partition of each type.
- b) Generate subscripts for other partitions of similar type using reuse relation: I,  $\mathcal{T}'(I)$ ,  $\mathcal{T}'^2(I)$ , etc.

```
for (i =-N; i <= -4; i++) {
    for (j = MAX(-N+3,-i-N-3); j <= -i-N-1; j++) {
        X[i][j] = Y[i][i+j+3] + Y[i+j][j];
        X[-j-3][i+j+3] = Y[-j-3][i+3] + Y[i][i+j+3];
        X[-i-j-6][i+3] = Y[-i-j-6][-j] + Y[-j-3][i+3];
        X[-i-6][-j] = Y[-i-6][-i-j-3] + Y[-i-j-6][-j];
        X[ j -3][-i-j -3] = Y[ j -3][-i -3] + Y[-i -6][-i-j -3];
    }
}</pre>
```

Index calculation for  $\mathcal{D}C_4$  using reuse relation ( $\mathcal{T}$ ).



Scanning  $\mathcal{D}C_4^{\ 0}$  to compute index for  $\mathcal{D}C_4^{\ 1}, \mathcal{D}C_4^{\ 2}, \mathcal{D}C_4^{\ 3}, \mathcal{D}C_4^{\ 4}$ 

### **Code Generation**

### Second strategy:

Reduce high control statement overhead by repartitioning the partitions to reduce boundary check overheads.



### Wave-front Execution of the Polygonal Partitions

### Case 1: Two Dimensional Non-Uniform Reuse Pattern



**Reuse Pattern** 



10

Polygonal Partitions for Two Dimensional Non-Uniform Reuse Pattern (k<sub>max</sub> = 6)

## Irregular Scaling of Partitions

Size	$ \mathcal{D}C_4 $	$ C_6 $	Ratio ( C6 / DC4 )
128	1860	47250	26
256	3780	192786	52
512	7620	778770	103
1024	15300	3130386	205
2048	30660	12552210	410
4096	61380	50270226	820

11

Iteration counts in C6 and DC4 partitions

Partition	<b>Approx. Scaling Factor w.r.t. Dataset</b>
$C_6$	1x
$\mathcal{D}C_1, \mathcal{D}C_4$	0.5x
$\mathcal{D}C_3, \mathcal{D}C_1$	0x

## Re-Tiling of Polygonal Partitions

### Load Balancing

 $\triangleright$  C<sub>6</sub> partitions execution time dominates the kernel execution time.

### Scalability

Scheduling each type of partition on different thread, restricts parallelism.

#### Solution for both problems:

- Re-Tiling the partitions with rectangular tiling.
- Executing all partitions type one-by-one.
- Dynamically scheduling re-tiles for a single partition.

### Re-Tiling Partitions with Reuse

- L partitions don't have any reuse.
  - Hence, all iterations can execute in parallel.
- Scheduling partitions based on size.

#pragma omp parallel for schedule(dynamic) Loop-Nest : Re-tiled C6 partitions #pragma omp parallel for schedule(dynamic) Loop-Nest : Re-tiled DC4 partitions #pragma omp parallel for schedule(dynamic) Loop-Nest : Re-tiled DC3 partitions #pragma omp parallel for schedule(dynamic) Loop-Nest : Re-tiled DC1 partitions #pragma omp parallel for schedule(dynamic) Loop-Nest : Re-tiled C1 partitions #pragma omp parallel for schedule(dynamic) Loop-Nest : Re-tiled C1 partitions #pragma omp parallel for Loop-Nest : L partitions



## Code Sample after Re-Tiling

```
lbp=ceild(-N-31, 32);
ubp=-1;
#pragma omp parallel for schedule(dynamic) private(lbv ,ubv,t2 ,t3 ,t4)
for (t1 = lbp; t1 <= ubp; t1++) {
   for (t2 = 0; t2 \le min(floord(N-4, 32), -t1-1); t2++) 
       for (t3 = max(-N, 32*t1); t3 <= min(32*t1+31, -32*t2-4); t3++) {
           1bv = 32*t2;
           ubv = min(32*t2+31, -t3 -4);
           for (t4 = lbv; t4 <= ubv; t4++) {</pre>
              x[t3][t4] = y[t3][t3+t4+3] + y[t3+t4][t4];
              x[-t4 -3][t3+t4 +3] = y[-t4 -3][t3 +3] + y[t3][t3+t4+3];
              x[-t3-t4-6][t3+3] = y[-t3-t4-6][-t4] + y[-t4-3][t3+3];
              x[-t3-6][-t4] = y[-t3-6][-t3-t4-3] + y[-t3-t4-6][-t4];
              x[t4-3][-t3-t4-3] = y[t4-3][-t3-3] + y[-t3-6][-t3-t4-3];
              x[t_3+t_4][-t_3-3] = y[t_3+t_4][t_4] + y[t_4-3][-t_3-3];
```

Re-Tiled parallel code for  $C_6$  partition



## Experimental Results – Case Study 1

#### Experimental Setup:

Intel Xeon Phi Knights Landing CPU 7210 @ 1.30GHz (64 cores, 1MB L1-cache, 32MB L2-cache) – Quadrant-Cache configuration. **Affinity settings:** OMP\_PROC\_BIND = spread and OMP\_PLACES = threads

### Case 2: One Dimensional Non-Uniform Reuse Pattern

Loop-Nest



**Reuse Pattern** 



Wavefront Execution for Polygonal Partitions with One Dimensional Non-Uniform Reuse Pattern

16

### Re-Tiling with Wavefront Execution

- Smaller partitions are executed as C type partition.
- Partitions are split to reduce control statement overhead.
- ► Wavefronts don't hinder reuse.





## Summary

- Polygonal tiling technique is not constrained to either the shape or the size of tiles.
- ► The shapes and sizes are **governed by the reuse pattern** of the loop-nests.
- **Re-Tiling** provides **load-balancing** and **scalability** to the Polygonal Tiles.
- ▶ Up to 2x speedup over rectangular tiled code.