

# CPU+GPU Load Balance Guided by Execution Time Prediction

Jean-François Dollinger, Vincent Loechner

Inria CAMUS, ICube Lab., University of Strasbourg

*jean-francois.dollinger@inria.fr, vincent.loechner@inria.fr*

19 January 2015



## 1 Introduction

## 2 Prediction

Overview

Code generation

Profiling

## 3 Runtime

CPU + GPU

## 4 Conclusion

Achieving and predicting performance on CPU/GPU is difficult.

Sensitive to:

- Input dataset (CUDA grid size, cache effects)
- Compiler optimizations (unrolling, fission)
- Cloudy infrastructures
- Hardware availability
- Efficient resources exploitation

Because of dynamic behaviors compilers miss performance opportunities

- PLUTO
- PPCG
- Par4All
- openACC/HMPP: manual tuning

→ Automatic methods are the way to go (typical use case)  
→ Our interest: polyhedral codes

## How to get performance?

- Right code with right PU (Processing Unit)
  - Select best code version on each given PU
  - Ensure load balance between PUs
- Multi-versioning + runtime code selection = win

## 1 Introduction

## 2 Prediction

Overview

Code generation

Profiling

## 3 Runtime


CPU + GPU

## 4 Conclusion

## Multi-versioning: performance factors

- Static factors (instruction)
- External dynamic factors (scheduler)
- Internal dynamic factors (cache effects, memory contention)

# Prediction Overview



Pedro Framework [Benoit Pradelle et al. 2011]

- Multi-versioning of polyhedral loop nests
- Target : multicore CPUs

## 1 Introduction

## 2 Prediction

Overview

Code generation

Profiling

## 3 Runtime

CPU + GPU

## 4 Conclusion

## Code version

- Block size
- Tile size
- Schedule

→ controlled by PPCG cmd line options  
PPCG, source-to-source compiler

- Transforms C to CUDA
- Generates:
  - Ehrhart polynomials
  - Loop nest parameters

## Python scripts

- Fill templates in C code

## 1 Introduction

## 2 Prediction

Overview

Code generation

Profiling

## 3 Runtime

CPU + GPU

## 4 Conclusion

Data transfers: host  $\leftrightarrow$  device

- Parameter: message size
- Asymmetric and non-uniform bandwidth

Code simulation

- Parameters: number of CUDA blocks, sequential parameters
- Load balance
- Memory contention

How to model the performance curves ?

- Affine intervals detection

### 1st test platform


- 2 Nvidia GTX 590 (16 (SM) \* 32 (SP))
- Asus P8P67-Pro (PCIe 2, x8 per card)
- Core i7 2700k, stock

### 2nd test platform

- Nvidia GTX 680 (8 (SM) \* 192 (SP))
- Asus P8P67-Deluxe (PCIe 2, x16)
- Core i7 2600


# Prediction

## Data transfers (testbed 1)




# Prediction

## Data transfers (testbed 2)




# Prediction

## Kernel simulation (testbed 1)



# Prediction

## Kernel simulation (testbed 1)



## 1 Introduction

## 2 Prediction

Overview

Code generation

Profiling

## 3 Runtime

CPU + GPU

## 4 Conclusion

Outermost parallel loop split into chunks

- Each chunk associated to one PU
- PUs performance differ

→ Ensure load balance

Multi-Versioning

- Code optimized towards target (PLUTO + PPCG)
- Multiple code versions (combined)


Two components:


- Scheduler:
  - Execution time of chunks [B. Pradelle et al.] + [J-F. Dollinger et al.]
  - Adjust chunks sizes
- Dispatcher

## Scheduler functioning

- ①  $T_0 = t_0 * \text{Card } D_0 \approx t_1 * \text{Card } D_1 \approx \dots \approx t_n * \text{Card } D_n$
- ②  $T_i$  must tend to  $1/n * \sum_{i=0}^{n-1} (t_i * \text{Card } D_i) = 1/n * T_{all}$
- ③  $t_i = f(G_i, \overline{\text{seq}})$  on GPU
- ④  $t_i = g(P_i, S_i)$  on CPU


Eliminate inefficient PUs






# Runtime


## CPU + GPU (load imbalance)



## Multiversioning CPU + GPU (speedup to worst)



## Multiversioning CPU + GPU (imbalance)



## Framework capabilities

- Execution time prediction
- Fastest version selection
- CPU vs GPU competition
- CPU + GPU joint usage

## Future work

- Energy consumption

## 1 Introduction

## 2 Prediction

Overview

Code generation

Profiling

## 3 Runtime

CPU + GPU

## 4 Conclusion

## Offline profiling: ranking table

Number of threads	version 1	version 2	version 3
1	40 ms	55 ms	32 ms
2	32 ms	28 ms	17 ms
3	22 ms	15 ms	9 ms
4	14 ms	7 ms	8 ms

## Online prediction: execution time computation

$$\text{observation} = \{2000, 600, 300, 300\}$$

$$\begin{aligned}\text{prediction (version1)} &= ((2000 - 600) * 40) + ((600 - 300) * 32) \\ &\quad + (0 * 22) + (300 * 14) \\ &= 69800ms\end{aligned}$$

The algorithm stages:

- Init.: distribute iterations equitably amongst PUs
- Repeat 10 times:
  - Compute per chunk execution time
  - $r_i = T_i / T_{all}$
  - Adjust chunk size according to  $r_i$